Back Verilog-AMS Catalan Verilog-AMS French Verilog-AMS Japanese Verilog-AMS Russian Verilog-AMS Chinese
Verilog-AMS is a derivative of the Verilog hardware description language that includes Analog and Mixed-Signal extensions (AMS) in order to define the behavior of analog and mixed-signal systems. It extends the event-based simulator loops of Verilog/SystemVerilog/VHDL, by a continuous-time simulator, which solves the differential equations in analog-domain. Both domains are coupled: analog events can trigger digital actions and vice versa.[1]
- ^ Scheduling semantics are specified in the Verilog/AMS Language Reference Manual, section 8.